


N-channel Enhancement-mode Power MOSFET

PRODUCT SUMMARY

| | |
|--------------|---------------|
| BV_{DSS} | 650V |
| $R_{DS(ON)}$ | 0.75 Ω |
| I_D | 9A |

 **Pb-free; RoHS-compliant TO-220**



TO-220 (suffix P)

DESCRIPTION

The SSM09N70GP-A achieves fast switching performance with low gate charge without a complex drive circuit. It is suitable for high voltage applications such as AC/DC converters, SMPS and general off-line switching circuits.

The SSM09N70GP-A is in TO-220 for through-hole mounting where a small footprint is required on the board, and/or an external heatsink is to be attached.

These devices are manufactured with an advanced process, providing improved on-resistance and switching performance.

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Units |
|-----------|---|------------|---------------------|
| V_{DS} | Drain-source voltage | 650 | V |
| V_{GS} | Gate-source voltage | ± 30 | V |
| I_D | Continuous drain current, $T_C = 25^\circ\text{C}$ $T_C = 100^\circ\text{C}$ | 9 | A |
| | | 5 | A |
| I_{DM} | Pulsed drain current ¹ | 40 | A |
| P_D | Total power dissipation, $T_C = 25^\circ\text{C}$ | 156 | W |
| | Linear derating factor | 1.25 | W/ $^\circ\text{C}$ |
| E_{AS} | Single pulse avalanche energy ³ | 305 | mJ |
| I_{AR} | Avalanche current | 9 | A |
| E_{AR} | Repetitive avalanche energy | 9 | mJ |
| T_{STG} | Storage temperature range | -55 to 150 | $^\circ\text{C}$ |
| T_J | Operating junction temperature range | -55 to 150 | $^\circ\text{C}$ |

THERMAL CHARACTERISTICS

| Symbol | Parameter | Value | Units |
|-----------------|--|-------|---------------------------|
| $R_{\theta JC}$ | Maximum thermal resistance, junction-case | 0.8 | $^\circ\text{C}/\text{W}$ |
| $R_{\theta JA}$ | Maximum thermal resistance, junction-ambient | 62 | $^\circ\text{C}/\text{W}$ |

Notes:

1. Pulse width must be limited to avoid exceeding the safe operating area.
2. Pulse width <300us, duty cycle <2%.
3. Starting $T_J = 25^\circ\text{C}$, $V_{DD} = 50\text{V}$, $L = 6.8\text{mH}$, $R_G = 25\Omega$, $I_{AS} = 9\text{A}$.

ELECTRICAL CHARACTERISTICS (at $T_j = 25^\circ\text{C}$, unless otherwise specified)

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Units |
|------------------------------|---|---|------|------|-----------|---------------------|
| BV_{DSS} | Drain-source breakdown voltage | $V_{GS}=0V, I_D=1mA$ | 650 | - | - | V |
| $\Delta BV_{DSS}/\Delta T_j$ | Breakdown voltage temperature coefficient | Reference to 25°C , $I_D=1mA$ | - | 0.6 | - | V/ $^\circ\text{C}$ |
| $R_{DS(ON)}$ | Static drain-source on-resistance | $V_{GS}=10V, I_D=4.5A$ | - | - | 0.75 | Ω |
| $V_{GS(th)}$ | Gate threshold voltage | $V_{DS}=V_{GS}, I_D=250\mu A$ | 2 | - | 4 | V |
| g_{fs} | Forward transconductance | $V_{DS}=10V, I_D=4.5A$ | - | 4.5 | - | S |
| I_{DSS} | Drain-source leakage current | $V_{DS}=600V, V_{GS}=0V$ $V_{DS}=480V, V_{GS}=0V, T_j = 150^\circ\text{C}$ | - | - | 10 100 | μA μA |
| I_{GSS} | Gate-source leakage current | $V_{GS}=\pm 30V$ | - | - | ± 100 | nA |
| Q_g | Total gate charge ² | $I_D=9A$ | - | 44 | - | nC |
| Q_{gs} | Gate-source charge | $V_{DS}=480V$ | - | 11 | - | nC |
| Q_{gd} | Gate-drain ("Miller") charge | $V_{GS}=10V$ | - | 12 | - | nC |
| $t_{d(on)}$ | Turn-on delay time ² | $V_{DS}=300V$ | - | 19 | - | ns |
| t_r | Rise time | $I_D=9A$ | - | 21 | - | ns |
| $t_{d(off)}$ | Turn-off delay time | $R_G=10\Omega, V_{GS}=10V$ | - | 56 | - | ns |
| t_f | Fall time | $R_D=34\Omega$ | - | 24 | - | ns |
| C_{iss} | Input capacitance | $V_{GS}=0V$ | - | 2660 | - | pF |
| C_{oss} | Output capacitance | $V_{DS}=25V$ | - | 170 | - | pF |
| C_{rss} | Reverse transfer capacitance | $f=1.0MHz$ | - | 10 | - | pF |

Source-Drain Diode

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Units |
|----------|---|------------------------|------|------|------|-------|
| V_{SD} | Forward voltage ² | $I_S=9A, V_{GS}=0V$ | - | - | 1.5 | V |
| I_S | Continuous source current (body diode) | $V_D=V_G=0V, V_S=1.5V$ | - | - | 9 | A |
| I_{SM} | Pulsed source current (body diode) ¹ | | - | - | 40 | A |

Notes:

1. Pulse width must be limited to avoid exceeding the maximum junction temperature of 150°C .

2. Pulse width $<300\mu s$, duty cycle $<2\%$.




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Normalized BV_{DSS} vs. Junction Temperature




Fig 4. Normalized On-Resistance vs. Junction Temperature




Fig 5. Forward Characteristic of Reverse Diode




Fig 6. Gate Threshold Voltage vs. Junction Temperature




Fig 7. Gate Charge Characteristics




Fig 8. Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area




Fig 10. Effective Transient Thermal Impedance




Fig 11. Switching Time Waveform





Fig 12. Gate Charge Waveform


PHYSICAL DIMENSIONS - TO-220



| SYMBOLS | Millimeters | | |
|---------|-------------|-------|-------|
| | MIN | NOM | MAX |
| A | 4.25 | 4.48 | 4.70 |
| b | 0.65 | 0.80 | 0.90 |
| b1 | 1.15 | 1.38 | 1.60 |
| c | 0.40 | 0.50 | 0.60 |
| c1 | 1.00 | 1.20 | 1.40 |
| E | 9.70 | 10.00 | 10.40 |
| e | --- | 2.54 | --- |
| L | 12.70 | 13.60 | 14.50 |
| L1 | 2.60 | 2.80 | 3.00 |
| L2 | 1.00 | 1.40 | 1.80 |
| L3 | 2.6 | 3.10 | 3.6 |
| L4 | 14.70 | 15.50 | 16 |
| L5 | 6.30 | 6.50 | 6.70 |
| φ | 3.50 | 3.60 | 3.70 |
| D | 8.40 | 8.90 | 9.40 |

1. All dimensions are in millimeters.
2. Dimensions do not include mold protrusions.

PART MARKING - TO-220



09N70P-A

YWWSSS

PART NUMBER: 09N70GP-A = SSM09N70GP-A

DATE/LOT CODE:

Y = last digit of the year

WW = work week (01 -> 52)

SSS = lot code sequence

PACKING: Moisture sensitivity level MSL3

1000pcs in tubes packed inside a moisture barrier bag (MBB).

Information furnished by Silicon Standard Corporation is believed to be accurate and reliable. However, Silicon Standard Corporation makes no guarantee or warranty, expressed or implied, as to the reliability, accuracy, timeliness or completeness of such information and assumes no responsibility for its use, or for infringement of any patent or other intellectual property rights of third parties that may result from its use. Silicon Standard reserves the right to make changes as it deems necessary to any products described herein for any reason, including without limitation enhancement in reliability, functionality or design. No license is granted, whether expressly or by implication, in relation to the use of any products described herein or to the use of any information provided herein, under any patent or other intellectual property rights of Silicon Standard Corporation or any third parties.